Introduction
Recently, nanocrystal (NC) memory [1] such as gadolinium oxide (Gd 2 O 3 -NC), which is different from other proposed NC memory, is performed by the band-gap offset of a crystallized Gd 2 O 3 -NC dots which are surrounded by the amorphous Gd 2 O 3 dielectrics has been proved. The excellent crystallization temperature has been investigated successfully [2] . Also, it has been reported that BE-SONOS with SiO 2 /SiN/SiO 2 (ONO) tunneling layer could be applied to the future NVM.
In this paper, Al 2 O 3 /SiO 2 in the novel Gd 2 O 3 -NC with HfO 2 charge trapping layer memory is treated as dual tunneling layers. The discharge mechanism is also investigated. Because of its unique and BE-SONOS-like band structure, the higher P/E speed and longer data retention time can be obtained.
Experiments
The structure and the process of Gd 2 O 3 -NC memory are shown in the Fig.1 . After cleaning process, the 2nm-tunneling layers Al 2 O 3 and 1 st charge storage layer HfO 2 are deposited by ALD system. Two thicknesses of HfO 2 layers are 2.5nm and 5nm which are denoted as A/H_1 and A/H_2, respectively. Then, the 10nm Gd 2 O 3 layer was deposited by sputter in the argon (Ar) and oxygen (O 2 ) mixed ambient with a 99.9% pure Gd target, followed by 900 o C (RTA) in nitrogen ambient to form the Gd 2 O 3 -NC [2] . A control sample using SiO 2 as tunneling oxide and Gd 2 O 3 -NC as an only-one charge storage layer was also prepared. Then 8nm SiO 2 as a blocking oxide is deposited by the plasma enhanced chemical vapor deposition (PECVD) system. All samples were plated with Al as a gate electrode. The C-V hysteresis was measured by HP4285 precision LCR meter and the P/E characteristics were measured by HP4156C to supply the gate pulse.
Results and discussion
The Gd 2 O 3 -NC observed in HRTEM figure ( Where C total is the total capacitance of Gd 2 O 3 -NC memory and C Al2O3/SiO2 is the dual tunneling layer capacitance. The program and erase speed (P/E speed) are shown in the Fig.  6(a) , and the extracted V FB shift for various programming and erasing gate voltages is shown in Fig. 6(b) . It can be observed that V FB shift of A/H_2 is higher than A/H_1 and SiO 2 single tunneling layer. The higher trapping density in A/H_2 sample is responsible for this, as observed in Fig. 4 . Fig. 7 shows the band diagram at programming state. The higher gate tunneling current through Al 2 O 3 /SiO 2 is responsible for higher P/E speed. Fig. 8 shows the data retention characteristic. Better data retention for dual tunneling is obtained due to thicker physical thickness. The charge loss mechanisms are the shallow trap (ST) electron loss and deep trap (DT) electron loss. Detail descriptions of these mechanisms are revealed in ref. [2] . The higher charge loss for A/H_2 is observed because the more traps in HfO 2 layer can enhance the charge loss via traps assistant tunneling (TAT). Activation energy (Ea) were extracted and shown in Fig. 9 . Higher Ea is obtained in DT electron loss due to traps-assistant-tunneling (TAT) mechanism. The band diagram at retention state is shown in Fig. 10 . The band-gap of Al 2 O 3 and SiO 2 were assumed to be 8.7eV and 8.9eV respectively [3] [4] . The possible charge loss paths are shown in Fig. 10 . The endurance characteristic is shown in Fig. 11 . The large V FB shift in endurance test for A/H_1 is observed because of thinner capacitance equivalent thickness (CET) will enhance the larger electrical field, and cause the defects induction.
Conclusions
In this study, Al 2 O 3 /SiO 2 as dual tunneling layer is applied to Gd 2 O 3 -NC memories with HfO 2 trapping layer to improve the P/E speed due to the band structure when applying gate voltage, and the data retention is also improved due to thicker physical thickness. [2] . Better data retention for dual tunneling layer due to thicker physical thickness. Fig. 9 The activation energy (Ea) of Gd 2 O 3 -NC memories with dual tunneling layer. Higher Ea which was obtained for DT electron loss is due to traps assistant tunneling (TAT) mechanism. 
